



# Achieving the Best Thermal Performance for GaN-on-Diamond

# **J. Pomeroy**<sup>a</sup>\*, M. Bernardoni<sup>a</sup>, A. Sarua<sup>a</sup>, A. Manoi<sup>a</sup>, D.C. Dumka<sup>b</sup>, D.M. Fanning<sup>b</sup>, M. Kuball<sup>a</sup>

<sup>A</sup>H.H. WILLS PHYSICS LABORATORY, UNIVERSITY OF BRISTOL, BRISTOL, BS8 1TL, UK <sup>B</sup>TRIQUINT SEMICONDUCTOR, INC., 500 W. RENNER ROAD, RICHARDSON, TX, 75080, USA \*James.Pomeroy@bristol.ac.uk



#### Outline



- Aim: Optimize thermal resistance in GaN-on-Diamond through measurement and modelling
- Review state-of-the-art GaN-on-Diamond transistor versus GaN-on-SiC
- Novel thermal resistance measurement:
  - Substrate thermal conductivity
  - Interfacial thermal resistance
- Validated transistor model for identifying thermal bottle necks in GaN-on-Diamond
- Summary





### **Motivation**



#### High RF output power density in GaN-based HEMTs requires improved thermal management



### Multifinger GaN HEMT thermal image



Thermal resistances near the HEMT channel:

GaN epilayer

+ GaN/substrate interface

+ Substrate

Thermal conductivity can be improved up to 5×, replacing SiC->diamond

4

### Review: GaN-on-Diamond State-of-the-art

- Advantage over GaN-on-SiC already demonstrated: 10.8°Cmm/W (D.C. Dumka, F.4 CSICS 2013)
- How can we improve GaN-on-Diamond even further?

Peak channel temperature derived from Raman measurement





### **Historical Development**



bristol.ac.uk

#### Using experimental feedback to aid design



#### $2x100 \mu m$ HEMT comparison

#### Lets examine thermal resistance in more detail

### **Thermal Resistance Components**



bristol.ac.uk



#### -> **Aim:** Separate these thermal resistance contributions

### Raman Thermography Depth Mapping





Raman temperature mapping **through** polycrystalline diamond is challenging: Light absorption and stress variation

### Surface Temperature Profile



• For highest accuracy, we measure the temperature in the uniform GaN layer, rather than the diamond.



H.4 CSICS 2013 Monterey

#### **Thermal Resistance Measurement**

- **Opaque diamond**
- Effective diamond substrate thermal conductivity = 710±40 W/mK
  - 70% increase over SiC
- GaN/diamond TBR<sub>eff</sub> =  $2.7\pm0.3$ ×10<sup>-8</sup> m<sup>2</sup>K/W
  - Comparable to typical GaNon-SiC TBR

Will result in lower transistor thermal resistance than GaN-on-SiC...









#### Validating Thermal Model



#### Self consistency between measurement and model

H.4 CSICS 2013 Monterey

10

Diamond

bristol.ac.uk

GaN

### "Effective" Substrate Thermal Conductivity



- Effective thermal conductivity < bulk thermal conductivity
- Effective thermal conductivity is relevant for transistor modelling

### Wafer 2: Higher Grade Diamond



bristol.ac.uk

Raman temperature mapping though translucent diamond is difficult, due to stress variations





## GaN surface temperature mapping approach can still be applied with high accuracy

#### H.4 CSICS 2013 Monterey

### Wafer 2: Thermal Measurement

- 1200 W/mK effective diamond thermal conductivity
- Thicker 50nm interlayer (w.r.t opage wafer), resulting in a 40% higher interface thermal resistance



#### What is the relationship between interface thermal resistance, substrate thermal conductivity and transistor thermal resistance?



#### **Transistor Thermal Model**



Opaque diamond wafer,  $2 \times 100 \mu m$  HEMT, P<sub>diss</sub> = 15.3 W/mm



## **Model validation:** Agreement with measured temperatures





#### Use validated transistor model to explore thermal resistance components



### Summary



bristol.ac.uk

- A 40% reduction in channel thermal resistance has been demonstrated for current GaN-on-diamond transistors versus GaN-on-SiC
- A further 35% reduction in transistor thermal resistance could be achieved by reducing the GaN/diamond interface thermal resistance
- A methodology has been developed for characterising the thermal resistance components of GaN-on-Diamond:
  - Effective diamond thermal conductivity 750-1200 W/mK
  - GaN/Diamond interfacial thermal resistance 2.7±0.3 ×10<sup>-8</sup> m<sup>2</sup>K/W for 25 nm interlayer

**Acknowledgement:** This work is supported by the DARPA Near Junction Thermal Transport (NJTT) Program, monitored by Dr. Avi Bar Cohen, Dr. Joe Maurer and Dr. Jonathan Felbinger of DARPA. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of DARPA.